MICROPROCESSORS AND MICROSYSTEMS

Index to Volume 13 Numbers 1–10, pages 1–680 (1989)

Subject index

Key: (AN) = application note; (PN) = product news; (U) = update

Actuator system 263
ADA compilers 562
AMD 29000 353
Artificial intelligence 457
ASIC design 329
Assembly language 437, 569
A/D converter
— 56ADC (PN) 350

BBC microcomputer 396
Bit reversal 425
Bitbus 263
BTRON operating system 489, 490, 525
Bus boards and interfaces (PN) 676

CASE tools 637
Communication networks
— microcontroller-based 425
— multicast techniques 561, 563
— TRON-based 537
Computer-aided repair 457
Control networks
— automotive 233
CPU 32-bit architecture 17, 607
Cryogenics
— microsystems 245
CS-PROLOG 103
CTRON operating system 537

Databases 179
— VLSI design 462
— reliability 627
Digital signal generator 149
DMA controller (AN) 413
Digital signal processors
— DSP96002 (PN) 481
— ST18940 (PN) 481
— STV3200 (PN) 481
— TMS32010 425, 653, 659
— TMS320C50 (PN) 481

EISA bus 676
Embedded systems 569
Error detection/correction IC 359
— SN54/74LS630 (AN) 473
Expert systems 47, 462

Fast Fourier transform 445
Fault tolerance
— software 627
— transputers 124, 588
Ferroelectronic RAMs (AN) 291
Flex operating system 396

Gate arrays (U) 345
Global networks 493
Graphics
— multitransputer system 89
— TMS34020 (PN) 349

Hardware voter 588
HD641016 16-bit microprocessor 607
Helios operating system 79
Hough transform 212

i486 (PN) 421
iWarp parallel processor (U) 674
Image processing
— Hough transform 212
— mapping 203
Induced faults 627
Input/output
— analogue I/O for transputers 387
— parallel ports 597
Interfacing
— transputers 124
IPSEs 254
ITRON operating system 514

Knowledge-based systems
— computer-aided repair 457
— design for testability 462
— expert systems software 47

Local area networks
— CSMA/CD network 427
— Manchester encoding (AN) 28
— multicast address handling 563
LOCAM (PN) 424
Logic cell arrays 313, 321, 328, 337

M88000 353
Macros
— assembly language 437
Manchester encoding (AN) 28
Manipulator kinematics 644
Mechatronics 263
Message passing
— transputer systems 113
Microcontrollers 427
Microprocessors
— AMD29000 RISC 355
— GMicro 100 TRON chip 503
— GMicro 200 TRON chip 503
— GMicro 300 TRON chip 503
— HD641016 (H16) 607
— i8096 263
— i80386 (AN) 413
— i80486 (PN) 421
— i80860 RISC 348, 355
— i80960 RISC 355
— MC6809 396, 569
— MC68000 627
— MC68882 382
— MIPS R3000 RISC 355
— MN10400 TRON chip 503
— M68332 microcontroller (PN) 422
— M88000 RISC 355
— M96002 DSP chip (PN) 481
— NS32CG16 embedded processor (PN) 350
— O32 TRON chip 503
— SPARC RISC 355
— TMS32010 DSP chip 445, 653, 659
— TMS320C50 DSP chip (PN) 481
— TMS34020 graphics chip (PN) 349
— TX1 TRON chip 17, 503
— TX3 TRON chip 503
Microprocessor testing 382
MPL cross compiler 569
Multicast communication 563
Multiple target tracking 188
Multiprocessors
— parallel software 39
Multitransputer systems
— graphics 103
— object recognition 165
— radar data processing 160
— telecommunication networks 173

Object-oriented programming 129
OCCAM 67, 97, 113, 124, 195, 219, 271
— support systems 129
Operating systems
— Helios 79
— Mercury 97
— TRON 514
OrCAD 337

Parallel processing 33, 139, 588, 653, 674
Parallel software 39
Parallelism 97, 165, 579
Programmable gate arrays 305, 313, 321, 329, 337
— bibliography 299
Programmable logic devices 3, 281, 667

RISCs
— a review 353
— i860 (PN) 348

— pipelined processor 579
Robotics
— transputer control 195, 219, 227, 644

Self-checking logic arrays 281
Sensors 233
SIMD arrays 403
Simulation
— parallel architectures 39
— wide area networks 173
Software
— assembler macros 437
— development environments 254
— expert systems 47
— for the physically handicapped 55
— MPL cross-compiler 569
— quality assurance 373
— text editing 637
SPARC 353
Spectral analysis 659
Superconductors 245
Switching networks (U) 674

Telecommunications networks 173
Test
— functional arrays 403
— microprocessor testability 17
— testing the 68882 382
— VLSI DFT 462
Transputer networks
— image processing 203, 212
— fault tolerance 588
— multiple target tracking 188
— PROLOG interpreter 271
— Radon transform 449
— text retrieval 179
Transputers 33, 69, 139
— ADA compilers 562
— analogue I/O 387
— CS-PROLOG 103
— digital waveform generator 149
— fault tolerance 124
— graphics 89
— Helios 79
— interfacing 124
— message passing 113
— OCCAM 67, 97, 113, 124, 129
— robotics 195, 219, 227, 644
— TRAM (PN) 349
TRON
— BTRON OS 525, 560
— communication network 537
— CTRON 537
— design for testability, TX1 17
— global computer network 493, 559
— ITRON OS 489, 514
— macro-TRON (MTRON) 559
— 32-bit microprocessors 17, 503, 557, 607

VLSI
— design for testability 462
— LOCAM (PN) 424
— PLDs 281
— testing 403, 462

Author index

Key: (AN) = application note; U = update

Adams, R G see **Steven, G B** 579
Atherton, D P see **Gul, E** 188
Bakkers, A W P see **Stavenuiter, A C J** 227
Barlow, M I Analogue I/O strategies for transputers 387
Beauregard, D CASE tool for microprocessing 637
Beton, R D Hybrid architecture paradigms in a radar ESM data processing application 160
Bhawmik, S Expert system to configure global design for testability structure in a VLSI circuit 462
Bolton, M Editorial — Introduction and PGA bibliography 299
Böning, W Advanced DMA coprocessor for 32-bit microsystems (AN) 413
Bostock, G Review of programmable logic 3
Browne, R F Mapping image processing operations onto transputer networks 203
Burd, N CSMA microcontroller application network for low-level control 427
Burge, S E see **Barlow, M I** 387
Camurati, P Knowledge-based systems as an aid to computer-aided repair 457
Carpenter, G F Database for investigating the effects of induced faults 627
Ching, P C Realtime digital signal processing system using parallel processing 653
Clarke, R T Transputer-based simulation tool for performance evaluation of wide area telecommunications networks 173
Colley, M J see **Standeven, J** 588
Corsini, P Implementing a parallel PROLOG interpreter by using OCCAM and transputers 271
Costa, L da F Bit reversal for the TMS32010 fast Fourier transform calculation 445
Courtois, B see **Nicholaidis, M** 281
Croll, P Peripheral handling techniques for the transputer 124
Davidson, J High-level language for embedded microprocessors 569
de Boer, H see **van den Broek, W** 195
Deen, M J Cryogenic operation of CMOS-based microsystems and computers 245
Dunlop, J Semicustom ASIC design facility based on logic cell arrays 328
Eghtesadi, S Implementation of the Hough transform for intermediate vision on a transputer network 212
Enomoto, T see **Sakamura, K** 503
Fawcett, B User-programmable gate arrays: design methodology and development 321
Fraser, D A see **Hamisi, F** 644
Freeman, R H XC3000 family of user-programmable gate arrays 313
Frosini, G see **Corsini, P** 271
Furht, B see **Geffin, S** 212
Futo, I CS-PROLOG on multitransputer systems 103
Gallacher, J Practical introduction to expert systems 47
Geffin, S Transputer-based dataflow multiprocessor for robot arm control 219
Girma, D see **Dunlop, J** 337
Goodall, R M Macros: a neglected technique in assembly language programming 437
Gray, S M see **Steven, G B** 579
Grimsdale, C H R Distributed operating system for transputers 79
Gul, E Transputer implementation for multiple target tracking 188
Haines, A Field-programmable gate array with non-volatile configuration 305
Hall, G Transputer-based implementation of the Radon transform 449
Hamisi, F Transputer-based implementation of realtime robot position control 644
Hay, I Tron compatible 16-bit microprocessor 607
Hodgson, R M see **Browne, R F** 203
Hughes, L Survey of multicast address handling techniques for Ethernet communication controllers 563
Hunt, D Error detection and correction using SN54/74LS630 or SN54/74LS631 (AN) 4
Isaacs, R see **Perkins, J** 55
Iwamura, J see **Nozuyama, Y** 17
Jay, C LCA video controller design from OrCAD schematic design tool (AN) 337
Jay, C Manchester encoder circuit for local area networks (AN) 28
Jesshope, C Parallel processing, the transputer and the future 33
Jones, H Designing a 6809 coprocessor for the BBC micro 396
Kacsuk, P see **Futo, I** 103
Kantchev, T see **Knowles, A** 113
Kitchenham, B A Software quality assurance 373
Knowles, A Message passing in a transputer system 113
Kobayashi, Y see **Wasano, T** 537
Konnanov, P see **Barlow, M I** 387
Kushiki, Y see **Shimizu, M** 525
Lawrenz, W Automotive electronics: state of the art and future perspectives 235
Litchfield, C see **Hay, I** 607
Lombardi, F see **Sciuto, D** 403
Lyons, D M see **Standeven, J** 588
Marshall, M Techniques for user testing of the 68882 382
Mars, P see **Clarke, R T** 173
McCulloch, J see **Hay, I** 607
Mezzalama, M see **Camurati, P** 457
Mirabella, O Realtime DSP-based system for spectral analysis 659
Muni, S see **Mirabella, O** 659
Murphy, L M see **Hall, G** 449
Nichols, S J see **Clarke, R T** 173
Nicolaidis, M Self-checking logic arrays 281
Nicoud, J D Multitransputer graphics subsystem 88
Nishimura, A see **Nozuyama, Y** 17
Nozuyama, Y Design for testability of a 32-bit TRON microprocessor 17
Oakley, H Mercury: an operating system for medium-grained parallelism 97
Palchaudhuri, P see **Bhawmik, S** 462
Perkins, J Design of computer programs for the physically handicapped 55
Plamondon, R see **Beauregard, D** 637
Plessey Electrically reconfigurable arrays (U) 345
Prinetto, P see **Camurati, P** 457
Prior, D see **Wexler, J** 67
Puusaari, P see **Virvalo, T** 263
Ramtron Non-volatile ferroelectronics (AN) 291
Rizzo, L see **Corsini, P** 271
Rizzo, L Simulation and performance evaluation of parallel software on multiprocessor systems 39
Sakamura, K The TRON project 493
Sakamura, K 32-bit microprocessors based on the TRON specifications 503
Sakamura, K see **Enomoto, T** 503
Sakamura, K see **Shimizu, M** 525
Sakamura, K see **Takeyama, H** 514
Sandler, M see **Eghtesadi, S** 212
Sberna, G see **Mirabella, O** 659
Schweizer, Ph see **Nicoud, J D** 88

Sciuto, D Functional testing and verification of array systems 403
Senior, J M see **Hall, G** 449
Sere, K see **Waldén, M** 179
Shimizu, M Operating system based on the BTRON specifications 525
Shoom, G B Automatic compilation of parallelism in visual object recognition 165
Skillicorn, D B see **Shoom, G B** 165
Smith, R M Programmable digital waveform generator 149
Sommerville, S Integrated project support environments 254
Spesard, J see **Jay, C** 337
Standeven, J Hardware voter for fault-tolerant transputer systems 588
Stavenuiter, A C J Transputer control of a flexible robot link 227
Steven, G B HARP: A parallel pipelined RISC processor 579
Tabak, D High performance RISC systems 355
Takeyama, H Design and implementation of the ITRON specification 514
Tan, B T G Generalized protocol for parallel-port handshaking 597
Ter Reehorst, G see **Stavenuiter, A C J** 227
Terrell, T J see **Hall, G** 449
Thomas, I Support system for OCCAM objects on transputers 129
Tucker, N Commercial issues: parallel processing and the transputer (U) 139
Turner, S P see **Beton, R D** 160
Tyson, T J Error detection and correction using SN54/74LS630 or SN54/74LS631 (AN) 473
Upstill, C see **Beton, R D** 160
van den Broek, W Adaptation of a robotics algorithm for a distributed implementation using transputers 195
Virvalo, T Developing intelligent actuator systems: experimenting with Bitbus and 8096 263
Waldén, M Free text retrieval on transputer networks 179
Waferscale Integration MAP family of mappable peripheral memory products (AN) 667
Wasano, T Application of CTRON to communication networks 537
Wexler, J Solving problems with transputers: background and experience 67
Wilson, G see **Croll, P** 124
Wu, S W see **Ching, P C** 653

Title index

Key: (AN) = application note; (U) = update

32-bit microprocessor based on TRON specification 503
Adaptation of a robotics algorithm for a distributed implementation using transputers (AN) 413
Advanced DMA coprocessor for 32-bit microsystems 413
Analogue I/O strategies for transputers 387
Application of CTRON to communication networks 537
Automatic compilation of parallelism in visual object recognition 165
Automotive electronics: state of the art and future perspectives 235
Bit reversal for the TMS32010 fast Fourier transform calculation 445
CASE tool for microprocessing 637
Commercial issues: parallel processing and the transputer 139
Cryogenic operation of CMOS-based microsystems and computers 245
CSMA/CD microcontroller communication network for low-level control 427
CS-PROLOG on multitransputer systems 103
Database for investigating the effects of induced faults 627
Design and implementation of the ITRON specification — an embedded industrial realtime 514
Design for testability of a 32-bit TRON microprocessor 17
Design of computer programs for the physically handicapped 55
Designing a 6809 coprocessor for the BBC micro 396
Developing intelligent actuator systems: experimenting with Bitbus and 8096 263
Distributed operating system for transputers 79
Electronically reconfigurable arrays (U) 345
Error detection and correction using SN54/74LS630 or SN54/74LS631 (AN) 473
Expert systems to configure global design for testability structure in a VLSI circuit 462
Field-programmable gate array with non-volatile configuration 305
Free text retrieval on transputer networks 179
Functional testing and verification of array systems 403
Generalized protocol for parallel-port handshaking 597
Hardware voter for fault-tolerant transputer systems 588
HARP: A parallel pipelined RISC processor 579
High performance RISC systems 355
High-level language for embedded microprocessors 569
Hybrid architecture paradigms in a radar ESM data processing application 160
Implementation of the Hough transform for intermediate-level vision on a transputer network 212
Implementing a parallel PROLOG interpreter by using OCCAM and transputers 271
Integrated project support environments 254
Knowledge-based systems as an aid to computer-aided repair 457
LCA video controller design from OrCAD schematic design tool (AN) 337
Macros: a neglected technique in assembly language programming 437
Manchester encoder circuit for local area networks (AN) 28
MAP family of mappable peripheral memory products (AN) 667
Mapping image processing operations onto transputer networks 203
Mercury: an operating system for medium-grained parallelism 97
Message passing in a transputer system 113
Multitransputer graphics subsystem 88
Non-volatile ferroelectronics (AN) 291
Operating system based on the BTRON specifications 525
Parallel processing, the transputer and the future 33
Peripheral handling techniques for the transputer 124
Practical introduction to expert systems 47
Programmable digital waveform generator 149
Realtime digital signal processing system using parallel processing architecture 653
Realtime DSP-based system for spectral analysis 659
Review of programmable logic 3
Self-checking logic arrays 281
Semicustom ASIC design facility based on logic cell arrays 328
Simulation and performance evaluation of parallel software on multiprocessor systems 39
Software quality assurance 373
Solving problems with transputers: background and experience 67
Support system for OCCAM objects on transputers 129
Survey of multicast address handling techniques for Ethernet communication controllers 563
Techniques for user testing of the 68882 382
The TRON project 493
Transputer-based dataflow multiprocessor for robot arm control 219
Transputer-based implementation of realtime robot position control 644
Transputer-based implementation of the Radon transform 449
Transputer-based simulation tool for performance evaluation of wide area telecommunication network 173
Transputer control of a flexible robot link 227
TRON-compatible 16-bit microprocessor 607
User-programmable gate arrays: design methodology and development systems 32
XC3000 family of user-programmable gate arrays 313